# MXXVN

# Low-Power, Dual, 13-Bit Voltage-Output DACs with Configurable Outputs

## **General Description**

The MAX5152/MAX5153 low-power, serial, voltage-output, dual 13-bit digital-to-analog converters (DACs) consume only 500µA from a single +5V (MAX5152) or +3V (MAX5153) supply. These devices feature Rail-to-Rail® output swing and are available in space-saving 16-pin QSOP and DIP packages. Access to the inverting input allows for specific gain configurations, remote sensing, and high output current capability, making these devices ideally suited for industrial process controls. These devices are also well suited for digitally programmable (4-20mA) current loops.

The 3-wire serial interface is SPI™/QSPI™ and Microwire<sup>™</sup> compatible. Each DAC has a doublebuffered input organized as an input register followed by a DAC register, which allows the input and DAC registers to be updated independently or simultaneously. Additional features include a programmable shutdown (2µA), hardware-shutdown lockout, a separate voltage reference for each DAC, power-on reset, and an activelow clear input (CL) that resets all registers and DACs to zero. The MAX5152/MAX5153 provide a programmable logic output pin for added functionality, and a serial-data output pin for daisy chaining.

## **Applications**

Industrial Process Control	Motion Control
Digital Offset and Gain Adjustment	Digitally Program 4–20mA Curren
Remote Industrial Controls	Automatic Test

mmable nt Loops

## Test Equipment

### Features

- ♦ 13-Bit Dual DAC with Configurable Output Amplifier
- Single-Supply Operation: +5V (MAX5152) +3V (MAX5153)
- Rail-to-Rail Output Swing
- Low Quiescent Current: 500µA (normal operation) 2µA (shutdown mode)
- Power-On Reset Clears DAC Outputs to Zero
- SPI/QSPI and Microwire Compatible
- Space-Saving 16-Pin QSOP Package
- Pin-Compatible 12-Bit Versions: MAX5156/MAX5157


## Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE	INL (LSB)
MAX5152ACPE	0°C to +70°C	16 Plastic DIP	±1/2
MAX5152BCPE	0°C to +70°C	16 Plastic DIP	±1
MAX5152ACEE	0°C to +70°C	16 QSOP	±1/2
MAX5152BCEE	0°C to +70°C	16 QSOP	±1
MAX5152BC/D	0°C to +70°C	Dice*	±1

Ordering Information continued at end of data sheet. \*Dice are tested at  $T_A = +25^{\circ}C$ , DC parameters only.

Pin Configuration appears at end of data sheet.

## **Functional Diagram**



Rail-to-Rail is a registered trademark of Nippon Motorola Ltd. SPI and QSPI are trademarks of Motorola, Inc. Microwire is a trademark of National Semiconductor Corp.

## M/IXI/M

Maxim Integrated Products 1

For free samples & the latest literature: http://www.maxim-ic.com, or phone 1-800-998-8800. For small orders, phone 408-737-7600 ext. 3468.

## **ABSOLUTE MAXIMUM RATINGS**

V <sub>DD</sub> to AGND V <sub>DD</sub> to DGND	0.3V to +6V
AGND to DGND FBA, FBB to AGND	
REF, OUT to AGND	( 88 )
Digital Inputs (SCLK, DIN, CS, CL, PDL)	( 55 ,
to DGND	0.3V to +6V
Digital Outputs (DOUT, UPO) to DGND Maximum Current into Any Pin	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS—MAX5152

 $(V_{DD} = +5V \pm 10\%, V_{REFA} = V_{REFB} = 2.5V, R_L = 10k\Omega, C_L = 100pF, T_A = T_{MIN}$  to T<sub>MAX</sub>, unless otherwise noted. Typical values are at T\_A = +25°C, output buffer connected in unity-gain configuration (Figure 9).)

PARAMETER	SYMBOL		MIN	TYP	MAX	UNITS	
STATIC PERFORMANCE	•						
Resolution	N			13			Bits
Integral Nonlinearity	INL	(Note 1)	MAX5152A			±1/2	LSB
integral Nonlinearity			MAX5152B			±1	
Differential Nonlinearity	DNL	Guaranteed monot	onic			±1	LSB
Offset Error	Vos	Code = 20				±6	mV
Offset Tempco	TCVos	Normalized to 2.5V	1		3		ppm/°C
Gain Error					-0.5	±6	LSB
Gain-Error Tempco		Normalized to 2.5V	1		3		ppm/°C
V <sub>DD</sub> Power-Supply Rejection Ratio	PSRR	$4.5V \le V_{DD} \le 5.5V$			20	200	μV/V
REFERENCE INPUT	1	I					1
Reference Input Range	REF		0		V <sub>DD</sub> - 1.4	V	
Reference Input Resistance	R <sub>REF</sub>	Minimum with code	e 1555 hex	14	20		kΩ
MULTIPLYING-MODE PERF	ORMANCE						•
Reference 3dB Bandwidth		Input code = 1FFF V <sub>REF</sub> = 0.67Vp-p a			600		kHz
Reference Feedthrough		Input code = 0000 $V_{REF} = (V_{DD} - 1.4V)$			-85		dB
Signal-to-Noise plus Distortion Ratio	SINAD	Input code = 1FFF V <sub>REF</sub> = 1Vp-p at 2.		82		dB	
DIGITAL INPUTS							
Input High Voltage	VIH	CL, PDL, CS, DIN, SCLK		3.0			V
Input Low Voltage	VIL	CL, PDL, CS, DIN, SCLK				0.8	V
Input Hysteresis	VHYS			200		mV	
Input Leakage Current	l <sub>IN</sub>	$V_{IN} = 0V$ to $V_{DD}$		0.001	±1	μΑ	
Input Capacitance	CIN				8		pF



## ELECTRICAL CHARACTERISTICS—MAX5152 (continued)

 $(V_{DD} = +5V \pm 10\%, V_{REFA} = V_{REFB} = 2.5V, R_L = 10k\Omega, C_L = 100pF, T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ , output buffer connected in unity-gain configuration (Figure 9).)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DIGITAL OUTPUTS (DOUT	UPO)					
Output High Voltage V <sub>OH</sub>		ISOURCE = 2mA	V <sub>DD</sub> - 0.5			V
Output Low Voltage	Vol	I <sub>SINK</sub> = 2mA		0.13	0.40	V
DYNAMIC PERFORMANCE			I			1
Voltage Output Slew Rate	SR			0.75		V/µs
Output Settling Time		To 1/2LSB of full-scale, $V_{STEP} = 2.5V$		20		μs
Output Voltage Swing		Rail-to-rail (Note 2)		0 to V <sub>DD</sub>		V
Current into FBA or FBB	IFB_			0	±0.1	μΑ
Time Required to Exit Shutdown				25		μs
Digital Feedthrough		<del>CS</del> = V <sub>DD</sub> , f <sub>DIN</sub> = 100kHz, V <sub>SCLK</sub> = 5Vp-p		5		nV-s
Digital Crosstalk				5		nV-s
POWER SUPPLIES			I			1
Positive Supply Voltage	V <sub>DD</sub>		4.5		5.5	V
Power-Supply Current	IDD	(Note 3)		0.5	0.65	mA
Power-Supply Current in Shutdown	IDD(SHDN)	(Note 3)		2	10	μA
Reference Current in Shutdown					±1	μA
TIMING CHARACTERISTIC	S					
SCLK Clock Period	tcp	(Note 4)	100			ns
SCLK Pulse Width High	tсн		40			ns
SCLK Pulse Width Low	tcL		40			ns
CS Fall to SCLK Rise Setup Time	tcss		40			ns
SCLK Rise to $\overline{\text{CS}}$ Rise Hold Time	tCHS		0			ns
DIN Setup Time	t <sub>DS</sub>		40			ns
DIN Hold Time	tDH		0			ns
SCLK Rise to DOUT Valid Propagation Delay	t <sub>DO1</sub>	C <sub>LOAD</sub> = 200pF			80	ns
SCLK Fall to DOUT Valid Propagation Delay	t <sub>DO2</sub>	C <sub>LOAD</sub> = 200pF			80	ns
SCLK Rise to $\overline{\text{CS}}$ Fall Delay	tcs0		10			ns
CS Rise to SCLK Rise Hold	tcs1		40			ns
CS Pulse Width High	tcsw		100			ns

MAX5152/MAX5153

Note 1: Accuracy is specified from code 20 to code 8191.

Note 2: Accuracy is better than 1LSB for V<sub>OUT</sub> greater than 6mV and less than V<sub>DD</sub> - 50mV. Guaranteed by PSRR test at the end points.

Note 3: Digital inputs are set to either V<sub>DD</sub> or DGND, code = 0000 hex,  $R_L = \infty$ 

Note 4: SCLK minimum clock period includes rise and fall times.



## **ELECTRICAL CHARACTERISTICS—MAX5153**

 $(V_{DD} = +2.7V \text{ to } +3.6V, V_{REFA} = V_{REFB} = 1.25V, R_L = 10k\Omega, C_L = 100pF, T_A = T_{MIN} \text{ to } T_{MAX}$ , unless otherwise noted. Typical values are at T\_A = +25°C, output buffer connected in unity-gain configuration (Figure 9).)

PARAMETER	SYMBOL		MIN	TYP	MAX	UNITS	
STATIC PERFORMANCE	1	1		1			1
Resolution	N			13			Bits
Integral Nonlinearity	INL	(Note 5)	MAX5153A			±1	LSB
Integral Nonlinearity		(10018-5)	MAX5153B			±2	LSD
Differential Nonlinearity	DNL	Guaranteed mono	otonic			±1	LSB
Offset Error	Vos	Code = 40				±6	mV
Offset Tempco	TCVOS	Normalized to 1.2	5V		6		ppm/°C
Gain Error					-0.5	±8	LSB
Gain-Error Tempco		Normalized to 1.2	5V		6		ppm/°C
V <sub>DD</sub> Power-Supply Rejection Ratio	PSRR	$2.7V \le V_{DD} \le 3.6V$	/		20	320	μV/V
<b>REFERENCE INPUT (VREF)</b>		I		1			
Reference Input Range	REF					Vdd - 1.4	V
Reference Input Resistance	R <sub>REF</sub>	Minimum with coc	14			kΩ	
MULTIPLYING-MODE PERI	ORMANCE			I			
Reference 3dB Bandwidth		Input code = 1FFI VREF(AC) = 0.67V			600		kHz
Reference Feedthrough		Input code = 0000 V <sub>REF</sub> = (V <sub>DD</sub> - 1.4			-92		dB
Signal-to-Noise plus Distortion Ratio	SINAD	Input code = 1FFI V <sub>REF</sub> = 1Vp-p at 1	F hex, I.25V <sub>DC</sub> , f = 15kHz		73		dB
DIGITAL INPUTS				L. L			
Input High Voltage	Vih	CL, PDL, CS, DIN	, SCLK	2.2			V
Input Low Voltage	VIL	CL, PDL, CS, DIN	, SCLK			0.8	V
Input Hysteresis	V <sub>HYS</sub>				200		mV
Input Leakage Current	lin	$V_{IN} = 0V \text{ to } V_{DD}$		0	±0.1	μA	
Input Capacitance	CIN			8		pF	
DIGITAL OUTPUTS (DOUT,	UPO)			·			
Output High Voltage	VOH	Isource = 2mA		V <sub>DD</sub> - 0.5	)		V
Output Low Voltage	Vol	ISINK = 2mA			0.13	0.4	V

M/IXI/M

## ELECTRICAL CHARACTERISTICS—MAX5153 (continued)

 $(V_{DD} = +2.7V \text{ to } +3.6V, V_{REFA} = V_{REFB} = 1.25V, R_L = 10k\Omega, C_L = 100pF, T_A = T_{MIN} \text{ to } T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ , output buffer connected in unity-gain configuration (Figure 9).)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DYNAMIC PERFORMANCE			1			1
Voltage Output Slew Rate SR				0.75		V/µs
Output Settling Time		To 1/2LSB of full-scale, $V_{STEP} = 1.25V$		25		μs
Output Voltage Swing		Rail-to-rail (Note 6)		0 to V <sub>DD</sub>		V
Current into FBA or FBB	I <sub>FB</sub> _			0	±0.1	μA
Time Required to Exit Shutdown				25		μs
Digital Feedthrough		$\overline{\text{CS}} = \text{V}_{\text{DD}}, \text{f}_{\text{DIN}} = 100 \text{kHz}, \text{V}_{\text{SCLK}} = 3 \text{Vp-p}$		5		nV-s
Digital Crosstalk				5		nV-s
POWER SUPPLIES			1			1
Positive Supply Voltage	V <sub>DD</sub>		2.7		3.6	V
Power-Supply Current	IDD	(Note 7)		0.5	0.6	mA
Power-Supply Current in Shutdown	I <sub>DD(SHDN)</sub>	(Note 7)		1	8	μA
Reference Current in Shutdown					±1	μA
TIMING CHARACTERISTIC	S		1			
SCLK Clock Period	tCP	(Note 4)	100			ns
SCLK Pulse Width High	tсн		40			ns
SCLK Pulse Width Low	tcL		40			ns
CS Fall to SCLK Rise Setup Time	tcss		40			ns
SCLK Rise to $\overline{CS}$ Rise Hold Time	t <sub>CHS</sub>		0			ns
DIN Setup Time	t <sub>DS</sub>		50			ns
DIN Hold Time	tDн		0			ns
SCLK Rise to DOUT Valid Propagation Delay	t <sub>DO1</sub>	C <sub>LOAD</sub> = 200pF			120	ns
SCLK Fall to DOUT Valid Propagation Delay	t <sub>DO2</sub>	C <sub>LOAD</sub> = 200pF			120	ns
SCLK Rise to $\overline{\text{CS}}$ Fall Delay	t <sub>CS0</sub>		10			ns
CS Rise to SCLK Rise Hold	tcs1		40			ns
CS Pulse Width High	tcsw		100			ns

Note 4: SCLK minimum clock period includes rise and fall times.

Note 5: Accuracy is specified from code 40 to code 8191.

Note 6: Accuracy is better than 1LSB for V<sub>OUT</sub> greater than 6mV and less than V<sub>DD</sub> - 100mV. Guaranteed by PSRR test at the end points.

Note 7: Digital inputs are set to either V<sub>DD</sub> or DGND, code = 0000 hex,  $R_L = \infty$ 

M/X/M

 $(V_{DD} = +5V, R_L = 10k\Omega, C_L = 100pF, FB_tied to OUT_, T_A = +25^{\circ}C, unless otherwise noted.)$ 

### **MAX5152**

**Typical Operating Characteristics** 


/N/IXI/N

#### **REFERENCE VOLTAGE INPUT** SUPPLY CURRENT TOTAL HARMONIC DISTORTION FREQUENCY RESPONSE vs. TEMPERATURE PLUS NOISE vs. FREQUENCY 0 0.60 -30 V<sub>REF</sub> = 1Vp-p AT 2.5V<sub>DC</sub> -2 $R_L = \infty$ CODE = 1FFF (HEX) -40 CODE = 1FFF (HEX) -4 0.55 RELATIVE OUTPUT (dB) -6 SUPPLY CURRENT (mA) (qB) -50 -8 THD + NOISE -10 0.50 -60 -12 CODE = 0000 (HEX) -70 -14 0.45 -16 V<sub>REF</sub> = 0.67Vp-p AT 2.5V<sub>DC</sub> -80 -CODE = 1FFF (HEX) -18 -20 0.40 -90 600 1800 2400 100 0 1200 3000 -60 -20 60 140 20 0 10 100 FREQUENCY (kHz) TEMPERATURE (°C) FREQUENCY (kHz) **POWER-DOWN CURRENT REFERENCE FEEDTHROUGH AT 1kHz** vs. TEMPERATURE FULL-SCALE ERROR vs. LOAD -50 3.0 0 V<sub>REF</sub> = 3.6Vp-p AT 1.88V<sub>DC</sub> -60 VDEI CODF = 0000 (HFX)2.5 -70 POWER-DOWN CURRENT (µA) -0.2 FULL-SCALE ERROR (LSB) RELATIVE OUTPUT (dB) -80 2.0 -0.4 -90 -100 1.5 -110 -0.6 1.0 -120 -130 -0.8 0.5 -140 0 -150 -1.0 -35 -15 5 25 45 65 85 105 125 $0.5 \ 1.0 \ 1.5 \ 2.0 \ 2.5 \ 3.0 \ 3.5 \ 4.0 \ 4.5 \ 5.0 \ 5.5$ -55 0.1 1 10 100 1000 FREQUENCY (kHz) TEMPERATURE (°C) LOAD ( $k\Omega$ ) OUTPUT FFT PLOT DYNAMIC-RESPONSE FALL TIME DYNAMIC-RESPONSE RISE TIME 0 CS CS V<sub>REF</sub> = 3.6Vp-p AT 1.8V<sub>DC</sub> -10 5V/div 5V/div f = 1kHzAC COUPLED AC COUPLED -20 CODE = 1FFF (HEX) NOTE: RELATIVE TO FULL SCALE RELATIVE OUTPUT (dB) -30 -40 OUT\_ 500mV/div -50 OUT\_ -60 500mV/div -70 -80 -90 -100 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 2µs/div 2µs/div FREQUENCY (kHz)

6

 $(V_{DD} = +3V, R_L = 10k\Omega, C_L = 100pF, FB_tied to OUT_, T_A = +25^{\circ}C, unless otherwise noted.)$ 

Typical Operating Characteristics (continued)



MAX5152/MAX5153


7

## \_Typical Operating Characteristics (continued)

M/IXI/N

 $(V_{DD} = +5V (MAX5152), V_{DD} = +3V (MAX5153), R_L = 10k\Omega, C_L = 100pF, FB_tied to OUT_, T_A = T_{MIN} to T_{MAX}$ , unless otherwise noted.)

MAX5152/MAX5153



## \_Pin Description

PIN	NAME	FUNCTION
1	AGND	Analog Ground
2	OUTA	DAC A Output Voltage
3	FBA	DAC A Output Amplifier Feedback Input. Inverting input of the output amplifier.
4	REFA	Reference for DAC A
5	CL	Active-Low Clear Input. Resets all registers to zero. DAC outputs go to 0V.
6	CS	Chip-Select Input
7	DIN	Serial Data Input
8	SCLK	Serial Clock Input
9	DGND	Digital Ground
10	DOUT	Serial Data Output
11	UPO	User-Programmable Output
12	PDL	Power-Down Lockout. The device cannot be powered down when PDL is low.
13	REFB	Reference Input for DAC B
14	FBB	DAC B Output Amplifier Feedback Input. Inverting input of the output amplifier.
15	OUTB	DAC B Output Voltage
16	V <sub>DD</sub>	Positive Power Supply

## **Detailed Description**

The MAX5152/MAX5153 dual, 13-bit, voltage-output DACs are easily configured with a 3-wire serial interface. These devices include a 16-bit data-in/data-out shift register, and each DAC has a double-buffered input comprised of an input register and a DAC register (see *Functional Diagram*). Both DACs use an inverted R-2R ladder network that produces a weighted voltage proportional to the input voltage value. Each DAC has its own reference input to facilitate independent full-scale values. Figure 1 depicts a simplified circuit diagram of one of the two DACs.

### **Reference Inputs**

The reference inputs accept both AC and DC values with a voltage range extending from 0V to ( $V_{DD}$  - 1.4V). Determine the output voltage using the following equation:

### VOUT = VREF x NB / 8192

where NB is the numeric value of the DAC's binary input code (0 to 8191) and  $V_{REF}$  is the reference voltage.

The reference input impedance ranges from  $14k\Omega$  (1555 hex) to several giga ohms (with an input code of 0000 hex). This reference input capacitance is code dependent and typically ranges from 15pF with an input code of all zeros to 50pF with an input code of all ones.




Figure 1. Simplified DAC Circuit Diagram

### **Output Amplifier**

The output amplifier's inverting input is available to the user, allowing force and sense capability for remote sensing and specific gain configurations. The inverting input can be connected to the output to provide a unity-gain buffered output. The output amplifiers have a typical slew rate of 0.75V/µs and settle to 1/2LSB within 25µs, with a load of 10k $\Omega$  in parallel to 100pF. Loads less than 2k $\Omega$  degrade performance.



## **Table 1. Serial-Interface Programming Commands**

		16-BIT S	ERIAL WORD	
A0	C1	C0	D12D0 MSB LSB	FUNCTION
0	0	1	13 bits of DAC data	Load input register A; DAC register is unchanged.
1	0	1	13 bits of DAC data	Load input register B; DAC register is unchanged.
0	1	0	13 bits of DAC data	Load input register A; all DAC registers are updated.
1	1	0	13 bits of DAC data	Load input register B; all DAC registers are updated.
0	1	1	13 bits of DAC data	Load all DAC registers from the shift register (start up both DACs with new data).
1	0	0	*****	Update both DAC registers from their respective input registers (start up both DACs with data previously stored in the input registers).
1	1	1	*****	Shut down both DACs if $\overline{PDL} = 1$ .
0	0	0	0 0 1 x xxxxxxxx	Update DAC register A from input register A (start up DAC A with data previously stored in input register A).
0	0	0	1 0 1 x xxxxxxxx	Update DAC register B from input register B (start up DAC B with data previously stored in input register B).
0	0	0	1 1 0 x xxxxxxxxx	Shut down DAC A when $\overline{PDL} = 1$ .
0	0	0	1 1 1 x xxxxxxxxx	Shut down DAC B when $\overline{PDL} = 1$ .
0	0	0	0 1 0 x xxxxxxxx	UPO goes low (default).
0	0	0	0 1 1 x xxxxxxxxx	UPO goes high.
0	0	0	1 0 0 1 xxxxxxxx	Mode 1, DOUT clocked out on SCLK's rising edge.
0	0	0	1 0 0 0 xxxxxxxx	Mode 0, DOUT clocked out on SCLK's falling edge (default).
0	0	0	0 0 0 x xxxxxxxx	No operation (NOP).

"x" = don't care

Note: When A0, C1, and C0 = "0", D12, D11, D10, and D9 become control bits.

### Power-Down Mode

The MAX5152/MAX5153 feature a software-programmable shutdown mode that reduces the typical supply current to 2µA. The two DACs can be shut down independently or simultaneously by using the appropriate programming word. For instance, enter shutdown mode (for both DACs) by writing an input control word of reference inputs and amplifier outputs become high impedance, and the serial interface remains active. Data in the input registers is saved, allowing the MAX5152/MAX5153 to recall the output state prior to entering shutdown when returning to normal mode. Exit shutdown by recalling the previous condition or by updating the DAC with new information. When returning to normal operation (exiting shutdown), wait 20µs for output stabilization.

### Serial Interface

The MAX5152/MAX5153 3-wire serial interface is compatible with both Microwire (Figure 2) and SPI/QSPI (Figure 3) serial-interface standards. The 16-bit serial input word consists of an address bit, two control bits, and 13 bits of data (MSB to LSB) as shown in Figure 4. The address and control bits determines the response of the MAX5152/MAX5153, as outlined in Table 1.

The MAX5152/MAX5153's digital inputs are double buffered, which allows any of the following: loading the input register(s) without updating the DAC register(s), updating the DAC register(s) from the input register(s), or updating the input and DAC registers concurrently. The address and control bits allow for the DACs to act independently.






Figure 2. Connections for Microwire




Figure 3. Connections for SPI/QSPI




Figure 4. Serial-Data Format



Send the 16-bit data as two 8-bit packets (SPI, Microwire) or one 16-bit word (QSPI), with  $\overline{\text{CS}}$  low during this period. The address and control bits determine which register will be updated, as well as the state of the registers when exiting shutdown. The 3-bit address/control determines:

- registers to be updated
- clock edge on which data is clocked out via the serial data output (DOUT)
- state of the user-programmable logic output
- configuration of the device after shutdown

The general timing diagram in Figure 5 illustrates how data is acquired. Driving  $\overline{CS}$  low enables the device to receive data. Otherwise, the interface control circuitry is disabled. With  $\overline{CS}$  low, data at DIN is clocked into the register on the rising edge of SCLK. As  $\overline{CS}$  goes high, data is latched into the input and/or DAC registers depending on the address and control bits. The maximum clock frequency guaranteed for proper operation is 10MHz. Figure 6 depicts a more detailed timing diagram of the serial interface.

### Serial Data Output (DOUT)

DOUT is the internal shift register's output. It allows for daisy-chaining and data readback. The MAX5152/ MAX5153 can be programmed to shift data out of DOUT on SCLK's falling edge (Mode 0) or rising edge (Mode 1). Mode 0 provides a lag of 16 clock cycles, which maintains compatibility with SPI/QSPI and Microwire interfaces. In Mode 1, the output data lags 15.5 clock cycles. On power-up, the device defaults to Mode 0.

### User-Programmable Logic Output (UPO)

UPO allows an external device to be controlled through the MAX5152/MAX5153 serial interface (Table 1), thereby reducing the number of microcontroller I/O pins required. On power-up, UPO is low.

#### Power-Down Lockout Input (PDL)

PDL disables software shutdown when low. When in shutdown, transitioning PDL from high to low wakes up the part with the output set to the state prior to shutdown. PDL can also be used to asynchronously wake up the device.

### Daisy Chaining Devices

Any number of MAX5152/MAX5153s can be daisy chained by connecting the DOUT pin of one device to the DIN pin of the following device in the chain (Figure 7).




Figure 6. Detailed Serial-Interface Timing Diagram

DIN




Figure 7. Daisy Chaining MAX5152/MAX5153s

Since the MAX5152/MAX5153's DOUT has an internal active pull-up, the DOUT sink/source capability determines the time required to discharge/charge a capacitive load. Refer to the digital output VOH and VOL specifications in the *Electrical Characteristics*.

Figure 8 shows an alternative method of connecting several MAX5152/MAX5153s. In this configuration, the data bus is common to all devices; data is not shifted through a daisy-chain. More I/O lines are required in this configuration because a dedicated chip-select input  $\overline{(CS)}$  is required for each IC.






Figure 8. Multiple MAX5152/MAX5153s Sharing a Common DIN Line




Figure 9. Unipolar Output Circuit

## Applications Information

### Unipolar Output

Figure 9 depicts the MAX5152/MAX5153 configured for unity-gain, unipolar operation. Table 2 lists the unipolar output codes. To increase dynamic range, specific gain configurations can be used as shown in Figure 10.

## Table 2. Unipolar Code Table (Gain = +1)

DAC MSB	CONTE	NTS LSB	ANALOG OUTPUT
11111	1111	1111	$+V_{\text{REF}}\left(\frac{8191}{8192}\right)$
10000	0000	0001	$+V_{\text{REF}}\left(\frac{4097}{8192}\right)$
10000	0000	0000	$+V_{\text{REF}}\left(\frac{4096}{8192}\right) = \frac{V_{\text{REF}}}{2}$
01111	1111	1111	$+V_{\text{REF}}\left(\frac{4095}{8192}\right)$
00000	0000	0001	$+V_{\text{REF}}\left(\frac{1}{8192}\right)$
00000	0000	0000	0V

### **Bipolar Output**

The MAX5152/MAX5153 can be configured for a bipolar output, as shown in Figure 11. The output voltage is given by the equation:

VOUT = VREF [((2 x NB) / 8192) - 1]

where NB represents the numeric value of the DAC's binary input code. Table 3 shows digital codes and the corresponding output voltage for Figure 11's circuit.






Figure 10. Configurable Output Gain

## Table 3. Bipolar Code Table

DAC MSB	CONTE	NTS LSB	ANALOG OUTPUT
11111	1111	1111	$+V_{REF}\left(\frac{4095}{4096}\right)$
10000	0000	0001	$+V_{REF}\left(\frac{1}{4096}\right)$
10000	0000	0000	OV
01111	1111	1111	$-V_{\text{REF}}\left(\frac{1}{4096}\right)$
00000	0000	0001	$-V_{REF}\left(\frac{4095}{4096}\right)$
00000	0000	0000	$-V_{\text{REF}}\left(\frac{4096}{4096}\right) = -V_{\text{REF}}$




Figure 11. Bipolar Output Circuit




Figure 12. AC Reference Input Circuit

### Using an AC Reference

In applications where the reference has an AC signal component, the MAX5152/MAX5153 have multiplying capabilities within the reference input voltage range specifications. Figure 12 shows a technique for applying a sinusoidal input to the reference input to REF\_, where the AC signal is offset before being applied to the reference input.

### Harmonic Distortion and Noise

The total harmonic distortion plus noise (THD+N) is typically less than -80dB at full scale with a 1Vp-p input swing at 5kHz. The typical -3dB frequency is 600kHz for both devices, as shown in the *Typical Operating Characteristics*.



### Digital Calibration and Threshold Selection

Figure 13 shows the MAX5152/MAX5153 in a digital calibration application. With a bright value applied to the photodiode (on), the DAC is digitally ramped up until it trips the comparator. The microprocessor stores this high calibration value. Repeat the process with a dim light (off) to obtain the dark current calibration. The microprocessor then programs the DAC to set an output voltage that is the midpoint of the two calibration values. Applications include tachometers, motion sensing, automatic readers, and liquid clarity analysis.

### **Digital Control of Gain and Offset**

The two DACs can be used to control the offset and gain for curve-fitting nonlinear functions, such as transducer linearization or analog compression/expansion applications. The input signal is used as the reference for the gain-adjust DAC, whose output is summed with the output from the offset-adjust DAC. The relative weight of each DAC output is adjusted by R1, R2, R3, and R4 (Figure 14).




Figure 13. Digital Calibration




Figure 14. Digital Control of Gain and Offset

# VVIIIN Figure 15 tional curre trol applica where NB On power-

# Low-Power, Dual, 13-Bit Voltage-Output DACs with Configurable Outputs

### Digital Programmable Current Source

Figure 15 depicts a digitally programmable, unidirectional current source that can be used in industrial control applications. The output current is:

 $I_{OUT} = (V_{REF} / R) (NB / 8192)$ 

where NB is the DAC code and R is the sense resistor.

### **Power-Supply Considerations**

On power-up, the input and DAC registers clear (reset to zero code). For rated performance,  $V_{REF}$  should be at least 1.4V below  $V_{DD}$ . Bypass the power supply with a 4.7µF capacitor in parallel with a 0.1µF capacitor to GND. Minimize lead lengths to reduce lead inductance.

### Grounding and Layout Considerations

Digital and AC transient signals on AGND can create noise at the output. Connect AGND to the highest quality ground available. Use proper grounding techniques, such as a multilayer board with an unbroken, lowinductance ground plane. Carefully lay out the traces between channels to reduce AC cross-coupling and crosstalk. Wire-wrapped boards and sockets are not recommended. If noise becomes an issue, shielding may be required.





Figure 15. Digitally Programmable Current Source

## \_Ordering Information (continued)

PART	TEMP. RANGE	PIN-PACKAGE	INL (LSB)
MAX5152AEPE	-40°C to +85°C	16 Plastic DIP	±1/2
MAX5152BEPE	-40°C to +85°C	16 Plastic DIP	±1
MAX5152AEEE	-40°C to +85°C	16 QSOP	±1/2
MAX5152BEEE	-40°C to +85°C	16 QSOP	±1
MAX5152BMJE	-55°C to +125°C	16 CERDIP**	±1
MAX5153ACPE	0°C to +70°C	16 Plastic DIP	±1
MAX5153BCPE	0°C to +70°C	16 Plastic DIP	±2
MAX5153ACEE	0°C to +70°C	16 QSOP	±1
MAX5153BCEE	0°C to +70°C	16 QSOP	±2
MAX5153BC/D	0°C to +70°C	Dice*	±2
MAX5153AEPE	-40°C to +85°C	16 Plastic DIP	±1
MAX5153BEPE	-40°C to +85°C	16 Plastic DIP	±2
MAX5153AEEE	-40°C to +85°C	16 QSOP	±1
MAX5153BEEE	-40°C to +85°C	16 QSOP	±2
MAX5153BMJE	-55°C to +125°C	16 CERDIP**	±2


\*Dice are tested at  $T_A = +25$ °C, DC parameters only. \*\*Contact factory for availability. \_Pin Configuration



MAX5152/MAX5153


Chip Information


TRANSISTOR COUNT: 3053 SUBSTRATE CONNECTED TO AGND



M/IXI/M

# \_Package Information (continued)





\_Package Information (continued)

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Printed USA

\_\_\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 1997 Maxim Integrated Products

20

MAX5152/MAX5153

is a registered trademark of Maxim Integrated Products.